High Gain, Two-Stage, Fully Differential Audio Amplifier with 0.18μm CMOS Technology
Siavash Heydarzadeh1,, Ramezan Ali Sadeghzadeh2
1Faculty of Electrical Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran
2Faculty of Electrical and Computer Engineering, K. N. Toosi University of Technology, Tehran, Iran
Abstract
The two-stage, fully differential audio amplifier with 0.18μm CMOS technology and TSMC process is proposed. Telescopic amplifier created stage one and common emitter structure used to provide high gain in stage two. The amplifier has a ±1.2V differential output swing and a gain greater than 127dB while consuming power less than 10mW from 1.8V supply voltage. The step response of the audio amplifier is about 0.04us and the gain-bandwidth of the circuit is near 1.1GHz. Hspice software used to produce simulation results.
At a glance: Figures
Keywords: telescopic , fully differential amplifier , 0.18μ CMOS technology, two-stage audio amplifier
American Journal of Electrical and Electronic Engineering, 2014 2 (1),
pp 6-10.
DOI: 10.12691/ajeee-2-1-2
Received April 14, 2013; Revised June 05, 2013; Accepted January 05, 2014
Copyright © 2013 Science and Education Publishing. All Rights Reserved.Cite this article:
- Heydarzadeh, Siavash, and Ramezan Ali Sadeghzadeh. "High Gain, Two-Stage, Fully Differential Audio Amplifier with 0.18μm CMOS Technology." American Journal of Electrical and Electronic Engineering 2.1 (2014): 6-10.
- Heydarzadeh, S. , & Sadeghzadeh, R. A. (2014). High Gain, Two-Stage, Fully Differential Audio Amplifier with 0.18μm CMOS Technology. American Journal of Electrical and Electronic Engineering, 2(1), 6-10.
- Heydarzadeh, Siavash, and Ramezan Ali Sadeghzadeh. "High Gain, Two-Stage, Fully Differential Audio Amplifier with 0.18μm CMOS Technology." American Journal of Electrical and Electronic Engineering 2, no. 1 (2014): 6-10.
Import into BibTeX | Import into EndNote | Import into RefMan | Import into RefWorks |
1. Introduction
With decreasing channel length, CMOS technology becomes an attractive candidate for integrated circuits [1]. Usually the operational amplifier is the block with the highest power consumption in analog integrated circuits in many applications. Low power consumption in circuits is becoming more important in handset devices, so it is a challenge to design a low power amplifier. There is a trade off among speed, power and gain for an amplifier design because usually these parameters are called contradicting parameters [2]. Usually three kinds of operational amplifier exist: two-stage, folded-cascode and telescopic. The telescopic amplifier consumes the least power as compared with the other two amplifiers, so it is widely use in low-power consumption applications [3, 4]. A lower current (which follows in differential pair transistors) can improve small-signal resistance of transistors and increase the amplifier’s gain. Recently, telescopic amplifier design and research focused on improving gain and output swing [5, 6]. One of the telescopic amplifier disadvantages is severely limited output swing. In this paper high-gain and low-power fully differential audio amplifier based on telescopic and common emitter structure is proposed. The circuit has a high output swing and gain-bandwidth. Hspice software and 0.18μm CMOS technology and TSMC process used to produce simulation results. This circuit is suitable for on-chip integrated audio amplifier in the communication system.
2. Design of Two-stage Amplifier
Figure 1 shows the complete circuit of the two-stage fully differential audio amplifier. The NMOS telescopic amplifier transistors (M1-M4) have the same characteristics such as w, l, AD, AS, PD, PS and … (This is also applied for PMOS (M5-M8) transistors). The emitters of M7 and M8 are connected to VDD. Eq. (1) describes the maximum allowable current consumes from a 1.8V supply voltage of the amplifier.
(1) |
(2) |
(3) |
(4) |
It depends on designer to assign these currents. Then the designer must obtain the telescopic amplifier transistor’s dimensions. (In equations VOD, Cox, VT and μ are:
VOD: overdrive voltage,
Cox: gate oxide capacitor,
VT : threshold voltage,
μ: electron or hole mobility)
(5) |
(6) |
(7) |
(8) |
Because of similarity:
(9) |
(10) |
By assigning suitable voltages to VOD1 and |VOD5|, telescopic amplifier transistor’s dimensions can be calculated. Usually in Eq. (11) K'n is not equal to K'p (). The designers should notice this issue, when they consider the values for overdrive (VOD) voltages (W: MOSFET channel width, L: MOSFET channel length).
(11) |
Because of using the same characteristics for M1-M4 and M5-M8:
(12) |
(13) |
(14) |
(15) |
For calculating MOSFET’s dimensions such as:
1-AD: Drain diffusion area
2-AS: Source diffusion area
3-PD: Perimeter of the drain junction
4-PS: perimeter of the source junction
Eq. (16) and (17) used.
(16) |
(17) |
Ls (in Eq. (16) and (17) ) depends on technology, for example for 0.18μm COMS technology Ls is 0.48μm or for 0.13μm CMOS technology it is 0.55μm. M9-M11 used to bias circuit. Note that all of the transistors should be biased in the saturation region. To achieve this issue the designer should consider saturation’s conditions. Solving Eq. (11) requires K' initial value. For finding this value, two methods suggested:
First- Simulate a simple circuit includes a transistor with the same amplifier transistor’s characteristics and using simulation results for finding K'.
Second- Utilize company’s test results about CMOS technology (e.g. MOSIS). Table 1 displays MOSIS simulation results for K'.
After finding MOSFET’s aspects ratio (W/L), transistor’s transconductance (gm) can be calculated from Eq. (18).
(18) |
Consequently, One-sided gain is obtained from Eq. (22)
(ro is drain-source resistance in MOSFET’s small-signal equivalent circuit).
(19) |
(20) |
(21) |
(22) |
3. Circuit Specification’s Goals
The circuit’s specifications goals (that we should be achieved) are:
1- 1.8V supply voltage.
2- Power consumption less than 10mW.
3- Gain higher than 90dB.
4- Differential output swing higher than 2.4V (1.2V one-sided output swing).
5- Sinusoidal input voltage with 1μv peak to peak amplitude.
4. Simulation Results
Table 2 displays the fully differential audio amplifier transistor’s dimensions. Eq. (23) and (24) described The currents consumption of the amplifier circuit.
(23) |
(24) |
Table 3 shows MOSFET’s parameters simulation results.
Process and model Specifications:
TSMC RF SPICE MODEL
This model has been modified for RF purpose.
Process: 0.18μm Mixed-Signal
SALIIDE (1P6M+, 1.8V/3.3V)
Model: BSIM3 (V3.24)
DOC. NO: T-018-MM-SP-001
VERSION: 1.3.l
Figure 2 represents one-sided output signals simulation result (out_1 and out_2) which is compatible with Eq. (22). Step response is the time behavior of the outputs of a general system when its inputs change from zero to one in a very short time. The concept can be extended to the abstract mathematical notion of a dynamical system using an evolution parameter. From a practical standpoint, knowing how the system responds to a sudden input is important because large and possibly fast deviations from the long term steady state may have extreme effects on the component itself and on other portions of the overall system dependent on this component. In addition, the overall system cannot act until the component's output settles down to some vicinity of its final state, delaying the overall system response. Formally, knowing the step response of a dynamical system gives information on the stability of such a system, and on its ability to reach one stationary state when starting from another. The step response of the fully differential audio amplifier is displayed in Figure 3. Figure 4 describes the structure used for simulating the step response of the audio amplifier. Frequency response is the quantitative measure of the output spectrum of a system or device in response to a stimulus, and is used to characterize the dynamics of the system. It is a measure of magnitude and phase of the output as a function of frequency, in comparison to the input. In simplest terms, if a sine wave is injected into a system at a given frequency, a linear system will respond at that same frequency with a certain magnitude and a certain phase angle relative to the input. Two applications of frequency response analysis are related but have different objectives. For an audio system, the objective may be to reproduce the input signal with no distortion. That would require a uniform (flat) magnitude of response up to the bandwidth limitation of the system, with the signal delayed by precisely the same amount of time at all frequencies. That amount of time could be seconds, or weeks or months in the case of recorded media. The frequency response and gain-bandwidth value of the fully differential audio amplifier are shown in Figure 5. AC simulation results include:
One-sided output swing: [1.24 V]
Two-sided output swing: [(2×1.24=2.48)]
Power consumption: [(I1+I2+I3+I4+I5+I6+I7)×VDD= (1m+ 0.5m+0.5m+0.5m+0.5m+1m+1m)×1.8=9mW]
Tow-sided output gain:
(25) |
MOSFET’s parameters simulation results are presented in Table 3. Table 4 describes simulation results briefly.
5. Conclusion
A two-stage fully differential audio amplifier has been successfully designed and simulated. With this method and process, we achieved a gain greater than 127dB and the output swing about 2.4V from 1uV sinusoidal input voltage. The circuit consumes power less than 10mW from 1.8V supply voltage. The step response of the audio amplifier is about 0.04us that is suitable for on-chip amplifier in microphone. The gain-bandwidth of the audio amplifier is near a 1.1GHz and the frequency response curve shows that audio signals with 20kHz bandwidth can be amplified with high gain. The proposed structure is a suitable for low-power, small area occupation and high gain on-chip integrated audio amplifier in communication system.
Acknowledgement
The authors would like to express their sincere thanks to Pooya Torkzadeh for his valuable comments.
References
[1] | M. Grozing, A. Pascht, M. Berroth, “A 2.5V CMOS Differential Active Inductor with Tunable and Q for Frequencies up to 5GHz,” International Microwave Symposium Digest, Vol. 1, PP. 575-578/2001 RFIC digest of papers, PP. 271-274, phoenix, Arizona, 2001. | ||
In article | |||
[2] | L. Tianwang, Y. Bo, J. Jinguang, “A Novel Fully Differential Telescopic Operational Transconductance Amplifier,” Journal of Semiconductors, Vol. 30, No. 8, 2009. | ||
In article | CrossRef | ||
[3] | M. Liu, K. Huang, W. Ou, “A Low Power 13-bit 16 MSPS CMOS Pipeline ADC,” IEEE Journal of Solid-State Circuits, 2004. | ||
In article | |||
[4] | B. Ming, P. Kim, F. W. Bowman, “A 69mW 10-bit 80 MSample/s Pipeline ADC,” IEEE Journal of Solid-State Circuits, 2003. | ||
In article | |||
[5] | Y. Zhijian, M. Chengyan, Y. Tianchan, “Design and Analysis of a Gain-enhanced Fully Differential Telescopic Operational Transconductance Amplifier,” Journal of Semiconductors, 2008. | ||
In article | |||
[6] | K. Gulati, H. S. Lee, “A High Swing Telescopic Operational Amplifier,” IEEE J Solid-State Circuits, 1998. | ||
In article | CrossRef | ||
[7] | E. Ng, K. Oo, “A Fast-Settling, High Dynamic Range Fully Differential Operational Transconductance Amplifier,” EE240 Class Project, Professor B. E. Boser, University of California, Berkeley, 2002. | ||
In article | |||
[8] | M. Rezaei, E. Zhian-Tabasy, S. J. Ashtiani, “Slew Rate Enhancement Method for Folded-cascode Amplifier,” Electronics Letters , Vol. 44, No. 21, 2008. | ||
In article | CrossRef | ||
[9] | A. Chang, D. Fang, “A Two-Stage Telescopic Amplifier,” EE240 Term Project Report. | ||
In article | |||
[10] | L. Li, “High Gain Low Power Operational Amplifier Design Compensation Techniques,” Department of Electrical and Computer Engineering, Brigham Young University, 2007. | ||
In article | |||
[11] | B. Razavi, “Design of Analog CMOS Integrated Circuits,” Professor of Electrical Engineering University of California, Los Angeles, 2000. | ||
In article | |||
[12] | Jasmine, “Design and Analysis of CMOS Telescopic Operational Amplifier,” Department of Electronics Communication Engineering, Thapar Institute of Engineering & Technology, Patiala. | ||
In article | |||