Science and Education Publishing
From Scientific Research to Knowledge
Submission
Browse by Subjects
Search
Journal Home
For Authors
Online Submission
Current Issue
Archive
About Us
Tables index
From
Design of an Efficient Low Power 4-bit Arithmatic Logic Unit (ALU) Using VHDL
Giridhari Muduli, Bibhudatt Pradhan, Manas Ranjan Jena, Snigdharani Nath
International Transaction of Electrical and Computer Engineers System
.
2014
, 2(5), 144-148 doi:10.12691/iteces-2-5-3
Full size table and legend