Metrics

From
Design of an Efficient Low Power 4-bit Arithmatic Logic Unit (ALU) Using VHDL by Giridhari Muduli, Bibhudatt Pradhan, Manas Ranjan Jena and Snigdharani Nath International Transaction of Electrical and Computer Engineers System. 2014, 2(5), 144-148 doi:10.12691/iteces-2-5-3
Views
60610
Html 60072
Abstract 538
02 December 2014 (publication date) through 02 September 2026 *
8.29 % of article views led to PDF downloads *
*Although we update our data on a daily basis, there may be a 48-hour delay before the most recent numbers are available.
Downloads: 44431
PDF5026
Epub2000
XML2658
PPT9333
Figures23464
Tables1950
Export: 5327
RIS1667
BibTex1894
Endnote1766
RIS, BibTex, EndNote allows users to search, retrieve and store citations from bibliographic databases such as ABI Inform, the Web of Science, Anthropological Literature, the MLA bibliography, or the catalogs of individual libraries.
Area Chart Example: If your want to see the details of daily statistics for this article, please click here to login our Manuscript Tracking System.
Citations
0
Found additional citations for the article? Please contact us at submission@sciepub.com.
Shares & bookmarks
Facebook0
Twitter0
LinkedIn0
Google +0
Found additional shares or bookmarks for the article? Please contact us at submission@sciepub.com