Metrics

From
Design of an Efficient Low Power 4-bit Arithmatic Logic Unit (ALU) Using VHDL by Giridhari Muduli, Bibhudatt Pradhan, Manas Ranjan Jena and Snigdharani Nath International Transaction of Electrical and Computer Engineers System. 2014, 2(5), 144-148 doi:10.12691/iteces-2-5-3
Views
60052
Html 59514
Abstract 538
02 December 2014 (publication date) through 19 July 2026 *
8.25 % of article views led to PDF downloads *
*Although we update our data on a daily basis, there may be a 48-hour delay before the most recent numbers are available.
Downloads: 43902
PDF4956
Epub1959
XML2615
PPT9197
Figures23258
Tables1917
Export: 5190
RIS1627
BibTex1844
Endnote1719
RIS, BibTex, EndNote allows users to search, retrieve and store citations from bibliographic databases such as ABI Inform, the Web of Science, Anthropological Literature, the MLA bibliography, or the catalogs of individual libraries.
Area Chart Example: If your want to see the details of daily statistics for this article, please click here to login our Manuscript Tracking System.
Citations
0
Found additional citations for the article? Please contact us at submission@sciepub.com.
Shares & bookmarks
Facebook0
Twitter0
LinkedIn0
Google +0
Found additional shares or bookmarks for the article? Please contact us at submission@sciepub.com