Figure 5. Total power dissipation of the proposed VCNR circuit

From

CMOS Voltage-Controlled Negative Resistance Realization

Soumya Mourya, Raj Senani

American Journal of Electrical and Electronic Engineering. 2020, 8(4), 120-124 doi:10.12691/ajeee-8-4-4