A High Resolution First Order Noise-Shaping Vernier Time-to-Digital Converter
1Department of Electric Engineering Zanjan University, Iran
American Journal of Electrical and Electronic Engineering, 2013 1 (2), pp 19-22
Received December 29, 2012; Revised April 14, 2013; Accepted April 20, 2013
|Corresponding author: Memarian@znu.ac.ir|
Cite This Article:
- Sorkhabi, Majid Memarian, and Siroos Toofan. "A High Resolution First Order Noise-Shaping Vernier Time-to-Digital Converter." American Journal of Electrical and Electronic Engineering 1.2 (2013): 19-22.
- Sorkhabi, M. M. , & Toofan, S. (2013). A High Resolution First Order Noise-Shaping Vernier Time-to-Digital Converter. American Journal of Electrical and Electronic Engineering, 1(2), 19-22.
- Sorkhabi, Majid Memarian, and Siroos Toofan. "A High Resolution First Order Noise-Shaping Vernier Time-to-Digital Converter." American Journal of Electrical and Electronic Engineering 1, no. 2 (2013): 19-22.
|Import into BibTeX||Import into EndNote||Import into RefMan||Import into RefWorks|
In this paper, we propose a noise reduction method for a Vernier Time-to-Digital Converter (VTDC) using a first-order noise shaping structure and a gated ring oscillator (GRO). An 11bit VTDC with 4 p s effective resolution was designed and developed for a high performance All Digital Frequency Synthesizer (ADFS). The VTDC realized in 180nm CMOS, its power consumption depending on the time difference between input edges; 1 to 11mA from a 1.5 V supply.
vernier time-to-digital-converter, noise shaping, ring oscillator
|||B. Helal, Techniques for Low Jitter Clock Multiplication, MIT, Ph.D. thesis, 2008, 100-135.|
|||C. Hesu, Techniques for High Performance Digital Frequency Synthesis and Phase Control, MIT, Ph.D. thesis, 2008, 61-87.|
|||M. Straayer, Noise shaping techniques for analog and TDC using voltage controlled oscillator, MIT, Ph.D. thesis, 2008, 124-152.|
|||K. Ok, A Stochastic Time-to-Digital Converter for Digital Phase-Locked Loops, Oregon State University MSC. Thesis, 2005, 25-46.|
|||F. Brandonisio and others, “First Order Noise Shaping Local-Oscillator Based Time-to-Digital Converter,” IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010, 41‐44.|
|||J. Yu, F. F. Dai and R. Jaeger, “A 12-bit Vernier Ring Time-to-Digital Converter in 130nm Technology '', in IEEE J. of Solid S. Circuits. VOL. 45 NO. 4, 830- 842, Apr. 2010.|
|||B. Helal, M. Straayer, and M. H. Perrott, “A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation,” in VLSI Symp. Dig. Tech. Papers, 166–167, Jun. 2007.|
|||J. Doernberg, H. S. Lee, and D. A. Hodges, “Full-speed testing of A/D converters,” IEEE J. Solid-State Circuits, vol. SC-19, 820–827, Dec. 1984.|
[ CrossRef ]
|||B. Swann, B. Blalock and others, “A 100-ps Time-Resolution CMOS TDC For Position Emission Tomography, ” IEEE J. Solid-State Circuits, vol. 39, NO.11, 1839-1852, Nov.2004.|
[ CrossRef ]